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Multilevel inverter is becoming significantly popular choice in many industrial applications, from oil and gas, power plant to power quality devices [1] - [2] . The multilevel inverter concept can be traced back to the early 1990s, where several technical papers started to show more interests on it [3] . However, the concept actually can be found in several literatures dated back to 1979 [4] and 1983 [5] . The main operational objective of a multilevel inverter is to synthesize a sinusoidal output voltage waveform from several levels of voltages.
The main problem with multilevel inverter is the prevalent harmonics content in the output voltage waveform. This is caused by the nature of the multilevel inverter operation where the synthesized output waveform is actually a series of cascaded square waves switched to imitate as close as possible to a clean sinusoidal waveform.
The amount of the total harmonics distortion (THD) in the output voltage waveform is inversely proportion with the number of output voltage levels, as shown in Table I . So, in order to reduce the THD levels of the output voltage waveform, the number of the output voltage levels must be increased, consequently requiring a higher number of switching devices in the inverter circuit [6] . This will bring other problems, mainly the high number of the power switching devices needed in the cascaded multilevel inverter design [7] [8] [9] [10] .
With high number of switching devices and their associated driver circuits, the size of the overall inverter circuit will be increased. The high number of power switches also increases the power losses in the overall inverter circuit (generally as heat) and also reduces the output voltage at the output terminal due to the accumulation of voltage drops across each of the conducting switches along the current path of the output.
So, it is practical to reduce the number of power switches and its associated driver circuits in order to reduce the heat Figure 1 . Cascaded H-bridge multilevel inverter Figure 2 . The cascaded multilevel inverter topology in [6] losses and output voltage losses. If this can be successfully done, this will increase the overall efficiency of the inverter while decreasing the THD levels of the output voltage.
The popular cascaded H-bridge multilevel inverter comprises of several dc sources each connected to a singlephase full-bridge or H-bridge inverter as shown in Fig. 1 . Each full-bridge can produce three levels of output voltage, +V dc , 0 and -V dc correspondingly. When combined together, by using carefully orchestrated timing and programming of the switches, the cells are connected in cascade one cell at a time cumulatively. The output voltage, V L will be in a form of a stepped sinusoidal wave with the number of voltage levels is mathematically related to the number of cells used in the cascaded H-bridge multilevel inverter. The number of the output voltage levels, m is defined by
where n is the number of voltage sources or cells used in the cascaded H-bridge multilevel inverter. This formula is generally used in all of the cascaded multilevel inverter design and the numerical relationship is shown in Table I. For an 11-level output, the cascaded H-bridge design uses 5 dc cells and 20 switches. While for a 21-level cascaded H-bridge multilevel inverter, 10 dc cells and 40 switches are used. Consequently, to get 41-level cascaded H-bridge multilevel inverter with 20 dc cells, an incredible 80 switches are used.
A topology presented in [6] (see Fig. 2 ) however successfully demonstrated a dramatically reduction in the total number of switches used in a cascaded multilevel inverter circuit. For an 11-level inverter with 5 dc cells, a total of 10 switches used to construct the inverter. If the topology used to build a 21-level inverter with 10 dc cells, 15 switches are used. To build a 41-level inverter with 20 dc sources based on the topology, 25 switches are needed.
II. THE 41-LEVEL "CASCADED SYMMETRIC CASCADED MULTILEVEL INVERTER" CIRCUIT
The topology in [6] impressively shows reduction in the number of overall switches. For a 41-level inverter, the inverter circuit needs 20 dc sources and 25 switches. Although this is already a considerable improvement compared to the 80 switches cascaded H-bridge needed to build a similar 41-level output, the amount required is still high.
A new switching strategy is proposed in order to further reduce the number of dc sources, and subsequently the number of overall switches in a cascaded multilevel inverter circuit. From the opposite perspective, based on the same switching strategy, using a relatively smaller dc sources and number of switches, a higher number of output voltage level can be achieved, thus further reducing the output THD level and bring the output waveform shape much more closer to a clean sinusoidal waveform. 
Both stages has different voltage value, with stage A has higher voltage than stage B. The aggregate value of all series stage B dc sources however must be equal to one dc source in stage A. If V B1 is equal to a voltage unit similar to a symmetrical cascaded multilevel inverter described in [6] ;
then the relationship between the dc sources between the two stages is
The stage B dc sources are connected to the stage A dc sources in a way where the stage B dc sources are 'interlaced' between stage A dc sources. The two stages will only synthesize the half-wave output at V o . The H-bridge will create the positive and negative cycles of the sinusoidal output waveform at the load terminal, V L .
Although it seems quite similar to an asymmetric cascaded multilevel inverter switching strategy, this method is different as it is actually two symmetric cascaded multilevel inverter connected in cascade. A more proper description for this topology is "cascaded symmetric cascaded multilevel inverter". Table II and Table III describe the switches states of the circuit in Fig 3 in order to create the desirable output waveform. While Fig 4(a) shows the half-wave diagram of 41-level conventional symmetric cascaded multilevel inverter switching strategy, while Fig 4(b) shows the half-wave illustration of the 41-level cascaded symmetric cascaded multilevel inverter based on the proposed switching strategy of the circuit in Fig 3. 
III. SIMULATION RESULTS
The proposed 41-level inverter is simulated using Matlab Simulink to validate its function and verify its output. Two symmetric inverter is cascaded -a 7-level inverter and an 11-level inverter. Both inverters share a same H-bridge which will create both positive and negative cycle of the output sinusoidal waveform at the load (see Fig. 3) .
The 7-level inverter has three 85V dc sources with maximum voltage of 255V, while the 11-level inverter has five 17V dc sources with maximum voltage of 85V. The load is 1000VA with a power factor of 0.9. The load employed is a series R-L load, where Z = 51.84 + j0.08.
The preferred power switch is MOSFET as it has very fast switching time, simple gate circuit, virtually no gate current and negligible gate circuit loss [11] . Power MOSFET also can be paralleled easily [12] . The MOSFETs internal on condition resistance, R on in this simulation is 0.1Ω for each MOSFET.
Using Table II and Table III as the switching states for the inverter, the timing is calculated so that the inverter output is 240Vrms, 50Hz, with a peak voltage of 340V.
The result is shown in Fig. 5 . The output voltage is a stepped sinusoidal wave with a value of 239.2Vrms, which is resembles almost exactly a clean sine wave with a THD level of 1.992% while the load current is 4.154A (rms), with a THD level of only 0.1%. Both THD levels are safely below the limit set by IEEE Std. 519-1992 and its latest revised version, IEEE Std. 519-2014.
IV. CONCLUSION
The proposed switching strategy and the suggested topology is tested and validated using Matlab Simulink simulations. The voltage drop at the output terminal is low because the current path of the proposed topology is consisted only four switched on MOSFETs compared to other topology such as cascaded H-bridge topology which has a very high number of switched on power switches at any time of operation. The output THD level also well below the required maximum 5% THD level set by the IEEE standard. 
